The IC 24LC01/24LC02 uses the I2C addressing proto- col and 2-wire serial interface which includes a bidirec- tional serial data bus synchronized by a clock. Microchip 24LC02 EEPROM are available at Mouser Electronics. Mouser offers inventory, pricing, & datasheets for Microchip 24LC02 EEPROM. Description, Bit/Bit Serial EePROM Write Protect Memory Chips. Company, Pronics. Datasheet, Download 24LC02 datasheet. Quote. Find where to.
|Published (Last):||6 August 2016|
|PDF File Size:||16.70 Mb|
|ePub File Size:||1.32 Mb|
|Price:||Free* [*Free Regsitration Required]|
Stresses exceeding the range specified under “Absolute Maxi. Data Input Hold Time.
The higher data word address bits datxsheet not incremented, re- taining the memory page row location refer to Page write timing. The device address word consist of a mandatory one, zero sequence for the first four most significant bits refer to the diagram show- ing the Device Address. These three bits must compare to their corresponding hard-wired input pins.
Write operation with built-in timer. Characteristics Functional Description Timing Diagrams. A page write is initiated the same as byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Search field Part name Part description.
After receiving the 8-bit data word, the EEPROM will output a zero and the datashset ing device, such as a microcontroller, must terminate the write sequence with a stop con- dition.
Internally organized with 8-bit words, the 2K requires an 8-bit data word address for random word addressing.
After this period the first clock pulse is generated.
If not, the chip will return to a standby state. This happens during the ninth clock cycle. Upon receipt of this ad- dress, the EEPROM will again respond with a zero and then clock in the first 8-bit data word. Clock and data transition. If the device is still busy with the. Data transfer may be initiated only when the. Once the stop condition for a write command has been issued from the master, the device initiates the internally timed write cycle.
Output Valid from Clock. A write operation requires an 8-bit data word address following the device address word and acknowledgment. Instead, after the EEPROM ac- knowledges the receipt of the first data word, the microcontroller can transmit up to seven more data words.
Partial page write allowed. These are stress ratings only.
Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete this feature can be used to maximize bus throughput. During data transfer, the data line must remain stable whenever the clock line is high.
Data Input Setup Time. Output Capacitance See Note. The SDA pin is bidirectional for serial data transfer. The pin is open-drain driven and may be wired-OR with any number of other open-drain or open collector devices.
The device is optimized for use in many industrial and com. For relative timing, refer to timing diagrams.
24LC02 (Holtek) – 1K/2K 2-Wire CMOS Serial EEPROM | eet
Serial clock data input. The microcontroller must terminate the page write sequence with a stop condition. Internally organized with 8-bit words, the 1K requires a 7-bit data word address for random word addressing. Functional operation datasneet this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability. Hardware controlled write protection.
HTTP This page has been moved
Input Capacitance See Note. Commerical temperature range 0. A read operation is initi- ated if this bit is high and a write operation is initiated if this bit is low. ACK polling can be initiated immediately. Time in which the bus must be free before a new transmission can start.